

WEST**Generate Collection****Search Results - Record(s) 1 through 1 of 1 returned.** **1. Document ID: US 6249893 B1**

L1: Entry 1 of 1

File: USPT

Jun 19, 2001

US-PAT-NO: 6249893

DOCUMENT-IDENTIFIER: US 6249893 B1

TITLE: Method and structure for testing embedded cores based system-on-a-chip

DATE-ISSUED: June 19, 2001

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Rajsuman; Rochit	Santa Clara	CA		
Yamoto; Hiroaki	Santa Clara	CA		

ASSIGNEE-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY	TYPE CODE
Advantest Corp.	Tokyo			JPX	03

APPL-NO: 9/ 183033

DATE FILED: October 30, 1998

INT-CL: [7] G06F 11/00

US-CL-ISSUED: 714/741, 714/742, 714/738, 714/739

US-CL-CURRENT: 714/741; 714/738, 714/739, 714/742

FIELD-OF-SEARCH: 714/720, 714/732, 714/28, 714/733, 714/30, 714/724, 714/741, 714/742, 714/738, 714/739

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

PAT-NO	ISSUE-DATE	PATENTEE-NAME	US-CL
<u>5535164</u>	July 1996	Adams et al.	N/A
<u>5617531</u>	April 1997	Crouch et al.	N/A
<u>5619512</u>	April 1997	Kawashima et al.	N/A
<u>5748640</u>	May 1998	Jiang et al.	714/720
<u>5825785</u>	October 1998	Barry et al.	714/732
<u>5954824</u>	September 1999	Cherichetti et al.	714/28
<u>5963566</u>	October 1999	Rajsuman et al.	714/733
<u>5991898</u>	November 1999	Rajski et al.	714/30
<u>6003142</u>	December 1999	Mori	714/30

ART-UNIT: 213

PRIMARY-EXAMINER: Decady; Albert

ASSISTANT-EXAMINER: Ton; David

ATTY-AGENT-FIRM: Muramatsu & Associates

ABSTRACT:

A method of testing embedded cores in an integrated circuit chip having a microprocessor core, a memory core and other functional cores therein. The method includes the steps of; forming a plurality of registers in the integrated circuit chip, testing the microprocessor core by executing its instructions multiple times with pseudo random data and evaluating the results by comparing simulation results, applying a test program to the microprocessor core to generate a memory test pattern by the microprocessor core, applying the memory test pattern to the memory core by the microprocessor core and evaluating the response of the memory core by the microprocessor core, and testing the other functional cores by applying a function specific test pattern thereto by the microprocessor core and evaluating the resultant output signals of the functional cores.

17 Claims, 16 Drawing figures

[Full](#) | [Title](#) | [T.T](#) | [Front](#) | [P.V.T](#) | [P.S.T](#) | [Date](#) | [M.T.T](#) | [KDDC](#) | [Draw Desc](#) | [Image](#)

[Generate Collection](#)

Terms	Documents
6249893[pn]	1

[Display](#)

Documents, starting with Document:

[Change Format](#)